Skip to content

Stanford VLF Group

  • Home
  • Research
  • People
    • Faculty and Research Associates
    • Students
    • Staff
    • Former Students
  • Publications
    • Papers
    • Theses
    • Books
    • Presentations
  • Awards
  • Useful Links
  • Contact
  • Home
  • Contributors
  • Lee, HHK

Lee, HHK

2011

Inan, US, Lee, HHK
Circuit and Layout Techniques for Soft-Error-Resilient Digital CMOS Circuits
PDF (Online Viewing) Kelin_thesis.pdf

Linscott, IR, Relangi, P, Bounasser, M, Lilja, K, Mitra, S, Lee, HHK
Design of a Sequential Logic Cell Using LEAP: Layout Design Through Error Aware Transistor Positioning

Post navigation

Next Next post: Contributor Fields
University Hub by WEN Themes
Scroll Up